Doping extraction in FinFETs
نویسنده
چکیده
In the past decades the minimum transistor size has been down-scaled according to Moore’s law. However, scaling of conventional MOSFET devices is limited due to short channel effects, gate insulator tunneling and limited control of doping concentrations. FinFETs are the most promising device structures in order to overcome these negative effects. The gate in a FinFET is wrapped around a thin silicon fin to exercise more control over the conducting channel. The objective is to try to find a unique doping profile in and near the channel region such that its electrical subthreshold behavior, obtained through device simulations, matches its experimentally determined counterpart, in order to understand which device parameters influence the electrical behavior the most. An advantages of this technique, also known as inverse modeling, is that it is nondestructive. A (quasi-2D) theoretical model for the subthreshold I-V behavior is deduced, which takes into account the Subthreshold Slope (SS) and the threshold voltage. The device parameters that influences the electrical characteristics the most are the doping profile in the fin, and hence electrical channel length, the oxide thickness, the dielectric constant of the oxide and gate work function. The model is accurate at low and high drain-source voltages for long and short channel devices. A manual routine is developed to easily extract various device parameters and give insight into the importance of these parameters using device simulations. An initial attempt on automating this routine shows promising results. The routine is verified by extracting device parameters of FinFETs fabricated by IMEC/NXP in Leuven (Salsa 2). The simulation results fit well with its measured counterpart. Only for very short channel devices (≤ 35nm) the doping profile estimation has to be improved. The results show that the electric behavior of FinFETs cannot be described with 2D simulations only. Nevertheless, it is questionable whether a unique doping profile in and near the channel region can be obtained, because some device parameters are derived based on specifications given by IMEC, such as equivalent dielectric layer thickness, fin dimensions and the doping of the device. When such a parameter is different in reality, a different combination of other device parameters would give similar simulated electrical behavior, such that it still fits nicely with its measured counterpart. Moreover, possibly another combination of lateral and vertical doping profile can be obtained. In order to determine the doping profiles in and near the channel region accurately, especially across the height of the fin, more information is needed.
منابع مشابه
Bulk FinFETs: Design at 14 nm Node and Key Characteristics
© Springer Science+Business Media Dordrecht 2016 C.-M. Kyung (ed.), Nano Devices and Circuit Techniques for Low-Energy Applications and Energy Harvesting, KAIST Research Series, DOI 10.1007/978-94-017-9990-4_2 Abstract In contrast to conventional 2-D MOSFETs, FinFETs are able to be scaled down to 20 nm and beyond, and have superior performance. There are two types of FinFETs:SOI FinFETs and bul...
متن کاملChallenges in Manufacturing FinFET at 20nm node and beyond
Recently, there is strong interest in FinFET technology on bulk for lower cost and good compatibility with planar CMOS. Intel’s 22nm CMOS node is the 1 st commercially available bulk-FinFET technology and opens a new era of 3D CMOS for the low-power mobile electronics and continuously driving CMOS scaling and Moore’s law. The challenges in manufacturing FinFETs are reviewed. The Si surface of f...
متن کاملThermal and Sensitivity Analysis of Multi-fin Devices
As device dimensions shrink into the nanometer range, power and performance constraints prohibit the longevity of traditional MOS devices in circuit design. A finFET, a quasi-planar double-gated device, has emerged as a replacement. FinFETs are formed by creating a silicon fin which protrudes out of the wafer, wrapping a gate around the fin, and then doping the ends of the fin to form the sourc...
متن کاملT Hreshold V Oltage C Ontrol S Chemes in F Infets
Conventionally polysilicon is used in MOSFETs for gate material. Doping of polysilicon and thus changing the workfunction is carried out to change the threshold voltage. Additionally polysilicon is not favourable as gate material for smaller dimensional devices because of its high thermal budget process and degradation due to the depletion of the doped polysilicon, thus metal gate is preferred ...
متن کاملTechnology CAD of Nanowire FinFETs
The potential applications of semiconductor nanowire (NW) field-effect transistors as potential building blocks for highly downscaled electronic devices with superior performance are attracting considerable attention. In the area of Technology CAD (TCAD) of nanowire FinFETs, it is fair to say that there have been very little or no reports are available in the literature on TCAD modeling of nano...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009